Difference between revisions of "Projects"
From gem5
					
										
					
					 (→Features)  | 
				|||
| Line 7: | Line 7: | ||
=== Features ===  | === Features ===  | ||
* Single-Instruction, Multiple-Threads (SIMT) cores  | * Single-Instruction, Multiple-Threads (SIMT) cores  | ||
| − | * Directory-based Coherence Cache: MESI/MSI. (Not based on   | + | * Directory-based Coherence Cache: MESI/MSI. (Not based on gems/ruby)  | 
| − | * Interconnect: Fully connected and 2D Mesh. (Not based on   | + | * Interconnect: Fully connected and 2D Mesh. (Not based on gems/ruby)  | 
* Threading API/library in system emulation mode (No support for full-system simulation. A benchmark suite using the thread API is provided)  | * Threading API/library in system emulation mode (No support for full-system simulation. A benchmark suite using the thread API is provided)  | ||
| + | |||
=== Resources ===  | === Resources ===  | ||
* Home Page: [https://sites.google.com/site/mv5sim/home]  | * Home Page: [https://sites.google.com/site/mv5sim/home]  | ||
* Tutorial at ISPASS '11: [https://sites.google.com/site/mv5sim/tutorial]  | * Tutorial at ISPASS '11: [https://sites.google.com/site/mv5sim/tutorial]  | ||
* Google group: [http://groups.google.com/group/mv5sim]  | * Google group: [http://groups.google.com/group/mv5sim]  | ||
Revision as of 01:02, 18 June 2011
Below is a list of projects that are based on gem5, are extensions of gem5, or use gem5.
MV5
- MV5 is a reconfigurable simulator for heterogeneous multicore architectures. It is based on M5v2.0 beta 4.
 - Typical usage: simulating data-parallel applications on SIMT cores that operate over directory-based cache hierarchies. You can also add out-of-order cores to have a heterogeneous system, and all different types of cores can operate under the same address space through the same cache hierarchy.
 - Research projects based on MV5 have been published in ISCA'10, ICCD'09, and IPDPS'10.
 
Features
- Single-Instruction, Multiple-Threads (SIMT) cores
 - Directory-based Coherence Cache: MESI/MSI. (Not based on gems/ruby)
 - Interconnect: Fully connected and 2D Mesh. (Not based on gems/ruby)
 - Threading API/library in system emulation mode (No support for full-system simulation. A benchmark suite using the thread API is provided)